Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE

Dusan Kostic; Shay Gueron

doi:10.1109/ARITH.2019.00050

Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

This paper demonstrates the use of new processor instructions VPMADD, intended to appear in the coming generation of Intel processors (codename 'Cannon Lake'), in order to accelerate the newly proposed key encapsulation mechanism (KEM) named SIKE. SIKE is one of the submissions to the NIST standardization process on post-quantum cryptography, and is based on pseudo-random walks in supersingular isogeny graphs. While very small keys are the main advantage of SIKE, its extreme computational intensiveness makes it one of the slowest KEM proposals. Performance optimizations are needed. We address here the 'Level 1' parameters that target 64-bit quantum security, and deemed sufficient for the NIST standardization effort. Thus, we focus on SIKE503 that operates over Fp² with a 503-bit prime p. These short operands pose a significant challenge on using VPMADD effectively. We demonstrate several optimization methods to accelerate Fp, Fp², and the elliptic curve arithmetic, and predict a potential speedup by a factor of 1.72x.

Original language	English
Title of host publication	Proceedings - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019
Editors	Naofumi Takagi, Sylvie Boldo, Martin Langhammer
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	215-218
Number of pages	4
ISBN (Electronic)	9781728133669
DOIs	https://doi.org/10.1109/ARITH.2019.00050
State	Published - Jun 2019
Externally published	Yes
Event	26th IEEE Symposium on Computer Arithmetic, ARITH 2019 - Kyoto, Japan Duration: 10 Jun 2019 → 12 Jun 2019

Publication series

Name	Proceedings - Symposium on Computer Arithmetic
Volume	2019-June

Conference

Conference	26th IEEE Symposium on Computer Arithmetic, ARITH 2019
Country/Territory	Japan
City	Kyoto
Period	10/06/19 → 12/06/19

Bibliographical note

Publisher Copyright:
© 2019 IEEE.

Keywords

VPMADD processor instructions, software optimization, post quantum cryptography, supersingular isogeny

ASJC Scopus subject areas

Software
Theoretical Computer Science
Hardware and Architecture

Access to Document

10.1109/ARITH.2019.00050

Cite this

Kostic, D., & Gueron, S. (2019). Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE. In N. Takagi, S. Boldo, & M. Langhammer (Eds.), Proceedings - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019 (pp. 215-218). Article 8877440 (Proceedings - Symposium on Computer Arithmetic; Vol. 2019-June). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ARITH.2019.00050

Kostic, Dusan ; Gueron, Shay. / Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE. Proceedings - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019. editor / Naofumi Takagi ; Sylvie Boldo ; Martin Langhammer. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 215-218 (Proceedings - Symposium on Computer Arithmetic).

@inproceedings{f463967d9d7a45c291ef1fa3128b9bdf,

title = "Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE",

abstract = "This paper demonstrates the use of new processor instructions VPMADD, intended to appear in the coming generation of Intel processors (codename 'Cannon Lake'), in order to accelerate the newly proposed key encapsulation mechanism (KEM) named SIKE. SIKE is one of the submissions to the NIST standardization process on post-quantum cryptography, and is based on pseudo-random walks in supersingular isogeny graphs. While very small keys are the main advantage of SIKE, its extreme computational intensiveness makes it one of the slowest KEM proposals. Performance optimizations are needed. We address here the 'Level 1' parameters that target 64-bit quantum security, and deemed sufficient for the NIST standardization effort. Thus, we focus on SIKE503 that operates over Fp2 with a 503-bit prime p. These short operands pose a significant challenge on using VPMADD effectively. We demonstrate several optimization methods to accelerate Fp, Fp2, and the elliptic curve arithmetic, and predict a potential speedup by a factor of 1.72x.",

keywords = "VPMADD processor instructions, software optimization, post quantum cryptography, supersingular isogeny",

author = "Dusan Kostic and Shay Gueron",

note = "Publisher Copyright: {\textcopyright} 2019 IEEE.; 26th IEEE Symposium on Computer Arithmetic, ARITH 2019 ; Conference date: 10-06-2019 Through 12-06-2019",

year = "2019",

month = jun,

doi = "10.1109/ARITH.2019.00050",

language = "English",

series = "Proceedings - Symposium on Computer Arithmetic",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "215--218",

editor = "Naofumi Takagi and Sylvie Boldo and Martin Langhammer",

booktitle = "Proceedings - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019",

address = "United States",

}

Kostic, D & Gueron, S 2019, Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE. in N Takagi, S Boldo & M Langhammer (eds), Proceedings - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019., 8877440, Proceedings - Symposium on Computer Arithmetic, vol. 2019-June, Institute of Electrical and Electronics Engineers Inc., pp. 215-218, 26th IEEE Symposium on Computer Arithmetic, ARITH 2019, Kyoto, Japan, 10/06/19. https://doi.org/10.1109/ARITH.2019.00050

Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE. / Kostic, Dusan; Gueron, Shay.
Proceedings - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019. ed. / Naofumi Takagi; Sylvie Boldo; Martin Langhammer. Institute of Electrical and Electronics Engineers Inc., 2019. p. 215-218 8877440 (Proceedings - Symposium on Computer Arithmetic; Vol. 2019-June).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE

AU - Kostic, Dusan

AU - Gueron, Shay

PY - 2019/6

Y1 - 2019/6

N2 - This paper demonstrates the use of new processor instructions VPMADD, intended to appear in the coming generation of Intel processors (codename 'Cannon Lake'), in order to accelerate the newly proposed key encapsulation mechanism (KEM) named SIKE. SIKE is one of the submissions to the NIST standardization process on post-quantum cryptography, and is based on pseudo-random walks in supersingular isogeny graphs. While very small keys are the main advantage of SIKE, its extreme computational intensiveness makes it one of the slowest KEM proposals. Performance optimizations are needed. We address here the 'Level 1' parameters that target 64-bit quantum security, and deemed sufficient for the NIST standardization effort. Thus, we focus on SIKE503 that operates over Fp2 with a 503-bit prime p. These short operands pose a significant challenge on using VPMADD effectively. We demonstrate several optimization methods to accelerate Fp, Fp2, and the elliptic curve arithmetic, and predict a potential speedup by a factor of 1.72x.

AB - This paper demonstrates the use of new processor instructions VPMADD, intended to appear in the coming generation of Intel processors (codename 'Cannon Lake'), in order to accelerate the newly proposed key encapsulation mechanism (KEM) named SIKE. SIKE is one of the submissions to the NIST standardization process on post-quantum cryptography, and is based on pseudo-random walks in supersingular isogeny graphs. While very small keys are the main advantage of SIKE, its extreme computational intensiveness makes it one of the slowest KEM proposals. Performance optimizations are needed. We address here the 'Level 1' parameters that target 64-bit quantum security, and deemed sufficient for the NIST standardization effort. Thus, we focus on SIKE503 that operates over Fp2 with a 503-bit prime p. These short operands pose a significant challenge on using VPMADD effectively. We demonstrate several optimization methods to accelerate Fp, Fp2, and the elliptic curve arithmetic, and predict a potential speedup by a factor of 1.72x.

KW - VPMADD processor instructions, software optimization, post quantum cryptography, supersingular isogeny

UR - http://www.scopus.com/inward/record.url?scp=85074835375&partnerID=8YFLogxK

U2 - 10.1109/ARITH.2019.00050

DO - 10.1109/ARITH.2019.00050

M3 - Conference contribution

AN - SCOPUS:85074835375

T3 - Proceedings - Symposium on Computer Arithmetic

SP - 215

EP - 218

BT - Proceedings - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019

A2 - Takagi, Naofumi

A2 - Boldo, Sylvie

A2 - Langhammer, Martin

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019

Y2 - 10 June 2019 through 12 June 2019

ER -

Kostic D, Gueron S. Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE. In Takagi N, Boldo S, Langhammer M, editors, Proceedings - 26th IEEE Symposium on Computer Arithmetic, ARITH 2019. Institute of Electrical and Electronics Engineers Inc. 2019. p. 215-218. 8877440. (Proceedings - Symposium on Computer Arithmetic). doi: 10.1109/ARITH.2019.00050

Using the New VPMADD Instructions for the New Post Quantum Key Encapsulation Mechanism SIKE

Abstract

Publication series

Conference

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this