Polyphase nonlinear equalization of time-interleaved analog-to-digital converters

Joel Goodman; Benjamin A.  Miller; Matthew Herman; Gil Raz; Jeffrey Jackson

doi:10.1109/JSTSP.2009.2020243

Polyphase nonlinear equalization of time-interleaved analog-to-digital converters

Joel Goodman, Benjamin A. Miller, Matthew Herman, Gil Raz, Jeffrey Jackson

Research output: Contribution to journal › Article › peer-review

Abstract

As the demand for higher data rates increases, commercial analog-to-digital converters (ADCs) are more commonly being implemented with multiple on-chip converters whose outputs are time-interleaved. The distortion generated by time-interleaved ADCs is now not only a function of the nonlinear behavior of the constituent circuitry, but also mismatches associated with interleaving multiple output streams. To mitigate distortion generated by time-interleaved ADCs, we have developed a polyphase NonLinear EQualizer (pNLEQ) which is capable of simultaneously mitigating distortion generated by both the on-chip circuitry and mismatches due to time interleaving. In this paper, we describe the pNLEQ architecture and present measurements of its performance.

Original language	English
Pages (from-to)	362-373
Number of pages	12
Journal	IEEE Journal on Selected Topics in Signal Processing
Volume	3
Issue number	3
DOIs	https://doi.org/10.1109/JSTSP.2009.2020243
State	Published - 2009
Externally published	Yes

Bibliographical note

Funding Information:
Manuscript received June 01, 2008; revised March 05, 2009. Current version published May 15, 2009. This work is sponsored by DARPA under Air Force Contract FA8721-05-C-0002. Opinions, interpretations, conclusions, and recommendations are those of the author and are not necessarily endorsed by the United States Government. The associate editor coordinating the review of this manuscript and approving it for publication was Prof. Naofal Al-Dhahir.

Keywords

Compressed sensing
Mismatch distortions
Multidimensional filter
Nonlinear compensation
Nonlinear equalization
Polynomial filter
Time-interleaved analog-to-digital converter (ADC)
Volterra

ASJC Scopus subject areas

Signal Processing
Electrical and Electronic Engineering

Access to Document

10.1109/JSTSP.2009.2020243

Cite this

@article{58e1fb513bc445bc84d28adf2eb9d228,

title = "Polyphase nonlinear equalization of time-interleaved analog-to-digital converters",

abstract = "As the demand for higher data rates increases, commercial analog-to-digital converters (ADCs) are more commonly being implemented with multiple on-chip converters whose outputs are time-interleaved. The distortion generated by time-interleaved ADCs is now not only a function of the nonlinear behavior of the constituent circuitry, but also mismatches associated with interleaving multiple output streams. To mitigate distortion generated by time-interleaved ADCs, we have developed a polyphase NonLinear EQualizer (pNLEQ) which is capable of simultaneously mitigating distortion generated by both the on-chip circuitry and mismatches due to time interleaving. In this paper, we describe the pNLEQ architecture and present measurements of its performance.",

keywords = "Compressed sensing, Mismatch distortions, Multidimensional filter, Nonlinear compensation, Nonlinear equalization, Polynomial filter, Time-interleaved analog-to-digital converter (ADC), Volterra",

author = "Joel Goodman and Miller, {Benjamin A.} and Matthew Herman and Gil Raz and Jeffrey Jackson",

note = "Funding Information: Manuscript received June 01, 2008; revised March 05, 2009. Current version published May 15, 2009. This work is sponsored by DARPA under Air Force Contract FA8721-05-C-0002. Opinions, interpretations, conclusions, and recommendations are those of the author and are not necessarily endorsed by the United States Government. The associate editor coordinating the review of this manuscript and approving it for publication was Prof. Naofal Al-Dhahir.",

year = "2009",

doi = "10.1109/JSTSP.2009.2020243",

language = "English",

volume = "3",

pages = "362--373",

journal = "IEEE Journal on Selected Topics in Signal Processing",

issn = "1932-4553",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - Polyphase nonlinear equalization of time-interleaved analog-to-digital converters

AU - Goodman, Joel

AU - Miller, Benjamin A.

AU - Herman, Matthew

AU - Raz, Gil

AU - Jackson, Jeffrey

N1 - Funding Information: Manuscript received June 01, 2008; revised March 05, 2009. Current version published May 15, 2009. This work is sponsored by DARPA under Air Force Contract FA8721-05-C-0002. Opinions, interpretations, conclusions, and recommendations are those of the author and are not necessarily endorsed by the United States Government. The associate editor coordinating the review of this manuscript and approving it for publication was Prof. Naofal Al-Dhahir.

PY - 2009

Y1 - 2009

N2 - As the demand for higher data rates increases, commercial analog-to-digital converters (ADCs) are more commonly being implemented with multiple on-chip converters whose outputs are time-interleaved. The distortion generated by time-interleaved ADCs is now not only a function of the nonlinear behavior of the constituent circuitry, but also mismatches associated with interleaving multiple output streams. To mitigate distortion generated by time-interleaved ADCs, we have developed a polyphase NonLinear EQualizer (pNLEQ) which is capable of simultaneously mitigating distortion generated by both the on-chip circuitry and mismatches due to time interleaving. In this paper, we describe the pNLEQ architecture and present measurements of its performance.

AB - As the demand for higher data rates increases, commercial analog-to-digital converters (ADCs) are more commonly being implemented with multiple on-chip converters whose outputs are time-interleaved. The distortion generated by time-interleaved ADCs is now not only a function of the nonlinear behavior of the constituent circuitry, but also mismatches associated with interleaving multiple output streams. To mitigate distortion generated by time-interleaved ADCs, we have developed a polyphase NonLinear EQualizer (pNLEQ) which is capable of simultaneously mitigating distortion generated by both the on-chip circuitry and mismatches due to time interleaving. In this paper, we describe the pNLEQ architecture and present measurements of its performance.

KW - Compressed sensing

KW - Mismatch distortions

KW - Multidimensional filter

KW - Nonlinear compensation

KW - Nonlinear equalization

KW - Polynomial filter

KW - Time-interleaved analog-to-digital converter (ADC)

KW - Volterra

UR - http://www.scopus.com/inward/record.url?scp=66949123609&partnerID=8YFLogxK

U2 - 10.1109/JSTSP.2009.2020243

DO - 10.1109/JSTSP.2009.2020243

M3 - Article

AN - SCOPUS:66949123609

SN - 1932-4553

VL - 3

SP - 362

EP - 373

JO - IEEE Journal on Selected Topics in Signal Processing

JF - IEEE Journal on Selected Topics in Signal Processing

IS - 3

ER -

Polyphase nonlinear equalization of time-interleaved analog-to-digital converters

Abstract

Bibliographical note

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this